India formalized $15 billion in semiconductor incentives this quarter, targeting foundry construction and assembly-test-mark-pack facilities across Gujarat and Assam. The Ministry of Electronics and Information Technology awarded approvals to Tata Electronics, CG Power, and Kaynes Semicon under the Modified Programme for Development of Semiconductors and Display Manufacturing Ecosystem. Europe simultaneously activated Phase Two of the European CHIPS Act, directing €3.2 billion toward packaging and materials clusters in Saxony and Grenoble. Both moves signal deliberate geographic redistribution of capacity currently concentrated in Taiwan and South Korea.

India's approvals include three fabrication facilities and four ATMP plants, with Tata committing $11 billion to a greenfield 28-nanometer foundry in Dholera, Gujarat. Construction begins in Q2 2025, targeting first wafer output in late 2027. CG Power's partnership with Japan's Renesas will produce power discretes and analog chips for automotive and industrial clients. Kaynes Semicon received clearance for a compound semiconductor facility focused on gallium nitride devices. All projects receive a 50% central government subsidy on capital expenditure and guaranteed offtake agreements with state-owned enterprises. Europe's allocations lean toward advanced packaging and specialty materials: TSMC's Dresden facility expansion receives €1.1 billion for 3D heterogeneous integration capacity, while Soitec in Grenoble secures €480 million for silicon-on-insulator wafer production scaling.

The clustering matters for three reasons. First, lead times for legacy and mid-range nodes remain elevated despite Taiwan's capacity additions—automotive and industrial clients still face 14-18 month order-to-delivery cycles for 28nm and above. Regional fabs cut logistics risk and currency exposure for European automakers and Indian electronics assemblers. Second, India's incentives include explicit linkages to domestic consumption mandates: approved fabs must allocate 40% of output to Indian OEMs or face penalty clawbacks. This creates a captive demand base that stabilizes utilization rates during cyclical downturns, a structural advantage Taiwan's merchant fabs lack. Third, both programs tie capacity to defense and critical infrastructure supply chains—India's Electronics and IT Ministry explicitly lists radar, satellite, and secure communications as priority applications. Europe's CHIPS Act reserves 15% of subsidized capacity for dual-use applications under the European Defence Fund.

Subsidy structures differ in leverage mechanics. India offers direct capital grants covering half of project costs, with no repayment contingencies. Europe combines grants with tax credits and loan guarantees but caps subsidies at 35% of eligible costs, requiring operators to shoulder majority capital risk. India's model attracts greenfield commitments; Europe's favors expansion of existing footprints. The labor arbitrage is pronounced: India's semiconductor engineering talent costs $22,000-$38,000 annually versus $75,000-$95,000 in Germany for comparable roles. Tata projects $420 million in annual operating cost savings at full production versus a Taiwan-sited equivalent. Europe counters with established supplier ecosystems and faster permitting—TSMC's Dresden expansion received environmental clearance in 11 months versus India's typical 24-30 month review cycle.

Watch three follow-on developments. India's Cabinet will vote in March 2025 on extending incentives to advanced packaging and photonics, potentially adding $4-6 billion in commitments. Equipment suppliers—Applied Materials, Lam Research, ASML—begin India site selections in Q2 2025 to support the Tata and Kaynes timelines. Europe's Chips Joint Undertaking reviews eight additional applications in April 2025, concentrated in analog, power, and RF devices. The larger recalibration is underway: Morgan Stanley estimates 18% of global trailing-edge capacity will reside outside Taiwan-Korea-China by 2030, up from 11% in 2023. Intel's Ohio delays and Samsung's Texas ramp struggles make the India-Europe race the first real test of whether subsidies alone can compress the 7-10 year experience curve advantage incumbent fabs still hold.

Tata's Dholera groundbreaking is scheduled for May 2025, with TSMC executives attending as technical partners under a licensing agreement not yet publicly detailed.